Note
Access to this page requires authorization. You can try signing in or changing directories.
Access to this page requires authorization. You can try changing directories.
Microsoft Specific
The miscellaneous intrinsics listed in the following table are followed by a description of each intrinsic.
SSE intrinsics use the __m128, __m128i, and __m128d data types, which are not supported on Itanium Processor Family (IPF) processors. Any SSE intrinsics that use the __m64 data type are not supported on x64 processors.
The header file xmmintrin.h contains the declarations for the SSE intrinsics.
Miscellaneous Intrinsics
| Intrinsic name | Operation | Corresponding instruction |
|---|---|---|
Shuffles |
SHUFPS |
|
Shuffles |
PSHUFW |
|
Unpacks high |
UNPCKHPS |
|
Unpacks low |
UNPCKLPS |
|
Loads high |
MOVHPS reg, mem |
|
Stores high |
MOVHPS mem, reg |
|
Moves high to low |
MOVHLPS |
|
Moves low to high |
MOVLHPS |
|
Loads low |
MOVLPS reg, mem |
|
Stores low |
MOVLPS mem, reg |
|
Creates four-bit mask |
MOVMSKPS |
|
Returns register contents |
STMXCSR |
|
Sets control register |
LDMXCSR |
For an explanation of the syntax used in code samples in this topic, see Floating-Point Intrinsics Using Streaming SIMD Extensions.